An Extended Range Divider Technique for Multi-Band PLL
نویسندگان
چکیده
This paper presents a multiplexer-based extended range multi-modulus divider (ER-MMD) technique for multi-band phase locked loop (PLL). The architecture maintains modular structure by using conventional 2/3 cells and multiplexer without adding any extra logic circuitry. area power overhead is minimal. are designed true single clock (TSPC) ER-MMD to operate in the sub-10 GHz range. A division of 2 511 achieved this logic. operates at maximum frequency 6 with worst-case current 625 μA when powered 1 V supply. dual voltage controlled oscillator (VCO), L5/S band PLL Indian Regional Navigation Satellite System (IRNSS) application designed, which incorporates an based on proposed approach as proof concept. achieves best efficiency 12 GHz/mW, among state-of-the-art designs.
منابع مشابه
Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider
In the phase locked loop (PLL) frequency synthesizer which is used in a higher frequency region, the prescaler method is employed in order to increase the operating frequency of the programmable divider. However, since the fixed divider whose division ratio is same as the prescaler is installed at the following stage of the reference divider, the reference frequency is decreased and the perform...
متن کاملA novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملA novel vedic divider based crypto-hardware for nanocomputing paradigm: An extended perspective
Restoring and non-restoring divider has become widely applicability in the era of digital computing application due to its computation speed. In this paper, we have proposed the design of divider of different architecture for the computation of Vedic sutra based. The design of divider in the Vedic mode results in high computation throughput due to its replica architecture, where latency is mini...
متن کاملProgrammable Frequency Divider Design for Multi – Ghz Phase Locked Loop (PLL) System
The objective of this project is to develop a Programmable Frequency divider design for multi GHz PLL System implementation on FPGA using VHDL (hardware description language). The frequency divider architecture features 6 parallel divider chains, each one of them implementing a single division ratio. The desired frequency division ratio is then selected using the four control bits of an output ...
متن کاملA high-frequency CMOS multi-modulus divider for PLL frequency synthesizers
A high-frequency divide-by-256–271 programmable divider is presented with the improved timing of the multi-modulus divider structure and the high-speed embedded flip-flops. The D flip-flop and logic flip-flop are proposed by using a fast pipeline technique, which contains single-phase, edge-triggered, ratioed, and high-speed technologies. The circuits achieve high-speed by reducing the capaciti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2023
ISSN: ['2079-9268']
DOI: https://doi.org/10.3390/jlpea13030043